Pr1-xCaxMnO3 (PCMO) Resistance Random Access Memory (RRAM) has attracted widespread attention in large scale neuromorphic applications as it is non-filamentary, area scalable and has multiple resistance states along with excellent endurance and retention. The PCMO RRAM shows exhibit resistive switching when in contact with an oxidizable electrode. Many studies have been done to demonstrate the existence of oxygen-deficient interface or oxygen-deficient bulk region as the cause of resistive switching. However, most of the electrical characterization based studies has the interference of the oxidizable electrode and film interface in its path. This interference makes it difficult to clearly understand the exact mechanism i.e. oxygen deficient interface or bulk region of PCMO. To have a clear understanding of the conduction mechanism in the PCMO RRAM, it is essential to avoid the interference of the oxidizable electrode in the electrical characterization. In this paper, we propose and experimentally demonstrate a novel three terminal RRAM device in which a thin third terminal surrounds (~20nm) the middle of a typical 2 terminal RRAM device (~80nm) and is isolated from both of the RRAM electrodes. From this structure, we successfully isolate the interface and bulk conduction paths and show that not only the interface but the oxygen-deficient bulk region is also responsible for the resistive switching in the PCMO RRAM. Such a study enable a critical understanding of the device which enables the design and development of PCMO RRAM for memory and neuromorphic computing applications.
I. INTRODUCTION
R1-xCaxMnO3(PCMO) RRAM has attracted widespread attention in large scale neuromorphic applications enables multiple resistance states along with forming-less, areadependent current scaling capability along with excellent endurance and retention [1] - [5] . Various switching mechanisms have been suggested to explain the currentvoltage characteristics of the PCMO RRAM including interface type switching, Metal-Insulator Mott transition [6] - [9] and SCLC mechanism which is a bulk conduction phenomenon.
In the interface type switching, the interfacial redox reactions result in the formation of two reaction layers because of the oxygen ions (or vacancies) originating from PCMO film, one on each side of the interface, i.e., an oxide layer on the metal electrode and an oxygen-deficient layer on the PCMO film. Previous studies dependent on microscopy and spectroscopy analyses have suggested various roles for the metal-oxide interface in resistance switching, including the Schottky barrier height modulation [10] , [11] , electrochemical migration of oxygen vacancies [12] - [16] , trapping of charge carriers (hole or electron) [10] . These demonstrations have been on the surface of PCMO material showing an oxygendeficient layer on the PCMO film leading to the interface type switching along with Poole-Frankel as the current conduction mechanism [17]- [19] .
A Large number of studies also exists demonstrating the space charge limited current (SCLC) current conduction mechanism which shows an oxygen-deficient bulk region of the PCMO film rather than the oxygen-deficient layer on the PCMO film. The symmetric current-voltage characteristics on both the polarities and the current-voltage slope of 2 are demonstrated to supports the SCLC current conduction, which is an bulk phenomenon [4] , [20] - [26] .
All the above studies based on microscopic,, spectroscopic and electrical measurements showing an oxygen-deficient interface or bulk region has the interference of an oxidizable electrode and its surface in its path. This interference makes it difficult to clearly understand the exact mechanism i.e. oxygen deficient interface or bulk region of the PCMO film. Hence to eliminate the interference of the oxidizable electrode, in this paper, we propose and experimentally demonstrate a 3 terminal RRAM device which successfully isolates the interface and bulk conduction paths. Here, a thin 3 rd terminal surrounds the middle of a typical 2 terminal RRAM device and is isolated from both of the RRAM electrodes. Finally, we show that not only the interface but the oxygen-deficient bulk region is also responsible for the resistive switching in the PCMO RRAM.
II. DEVICE FABRICATION AND CHARACTERIZATION
The devices were fabricated on 4" Si <100> substrate. The substrate was thermally oxidized by rapid thermal oxidation at 1000°C to grow SiO % of 40 nm thickness. Thereafter, a Ti (25 nm)/Pt (150 nm) bottom contact is deposited by sputtering in Ar ambient ( Fig. 1(a) ). The platinum acts as bottom contact. Then ZrO2/Pt/SiO2 (OMO) layer of 30nm/20nm/40nm thickness is deposited with a hole in between by optical lithography and lift-off process ( Fig. 1(b by RF sputtering in Ar ambient at room temperature by second level optical lithography filling hole created in first level and lift-off process. The stack is then annealed at 750° in 2 ambient for 30s to crystallize PCMO film. Next, tungsten (W) top contact pads were created by photolithography and lift-off process ( Fig. 1(c) ). Finally, top SiO2 is etched using BHF to access the side Pt contact in third level optical lithography. The final device schematic of the device is shown in Fig. 1(e) showing W top contact (T1), Pt bottom contact (T2) and Pt side contact (T3). Note here that the T3 is isolated from the T1 i.e. an oxidizable electrode. The scanning electron microscope (SEM) at 45° angle shows the OMO layer whereas top view SEM shows the fabricated final device. Atomic force microscope (AFM) and its phase plot of OMO layer with a hole between shows the separation of OMO layer and bottom Pt layer ( Fig. 3(a) ). AFM and the phase plot shows the roughness of PCMO film of ~900pm ( Fig. 3 (c),(d)). The AFM and its phase plot shows the separation .
The I-V measurements were carried out using Agilent B1500A/B1530A semiconductor analyzer. 
III. DEVICE OPERATION
The write and read scheme of the PCMO RRAM is shown in Fig. 4 . For the write process, the bias is applied between T1 and T2 with T3 floating. This forms a typical two terminal PCMO RRAM. The write process incorporates the change in current due to the interface as well as the bulk region of the device film. For the read process, a small bias is applied between T3 and T2 with T1 floating. The read process incorporates the change in current due to only the bulk region of PCMO film as it isolates the T1 i.e. an oxidizable electrode of RRAM. > REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) < 3 Now for the as fabricated PCMO devices of different area, the current is plotted. The current flowing through device shows ~ 1:1 ratio with area. This indicates that the current is scaling with area, a signature of the non-filamentary nature of the device. The typical dciv characteristics of the PCMO RRAM is shown in Fig. 6 (a) using the write scheme. On application of small bias, the device does not change its state. The asfabricated device is in low resistance state. On positive polarity, after a threshold, the device changes its state from low resistance state (LRS) to high resistance state (HRS). This is the RESET process. As the positive bias is applied, the current starts to rise. This increases the temperature in the device. After a threshold (Field and Temperature), the oxygen ions starts to move from the device towards the W electrode leaving oxygen vacancies behind. The oxygen vacancies are the trap density in the device which in turn reduces the current flow creating a negative feedback loop. On further increasing the bias, the more number of oxygen vacancies are created further reducing the current and enabling high resistance state.
On negative polarity, the device changes its state from HRS to LRS. This is the SET process. It can be observed that the SET is abrupt. The current starts to increase as voltage is increased. The increase in current increases the Joule heating in the device. After a threshold (Field and Temperature), the oxygen ions starts to move from the interface towards the device region filling the oxygen vacancies. The filling up of oxygen vacancies reduces the trap density in the device which in turn increases the current and further increase in the temperature. The increase in temperature further increases the current creating a positive feedback loop and hence abrupt rise in current till compliance is reached.
In the low bias i.e. before resistive switching due to ionic motion, the IV characteristics can be described by ∝ where an initial Ohmic region ( = 1) [1]is followed by an space charge limited current (SCLC) region ( ≈ 2). The number of traps defines the current level of the device [1] , [2] . [27] , [28] :;<=> ∝ … . ℎ , = , , = Here, a sequence of write and read is carried to observe the changes in the current in the different regions (interface, bulk) of the device. The write current is shown in Fig. 6(a) whereas the read current is shown in Fig. 6(c) . As fabricated, the device is in LRS. First, the initial state of the device (as fabricated) is read by applying small bias V3 (= -0.5V). Then, device is made to RESET (write) by V1 (= VRESET) followed by read. Finally, the device is made to SET (write) by V1 (= VSET) followed by read. As mentioned earlier, the change in current while writing includes the changes occurring in the W/PCMO interface as well PCMO bulk region. Whereas, the change in current while read occurs only due to bulk PCMO region. It can be observed that after RESET the read current (I3) reduces whereas after SET operation the read current increases. This increase and decrease in the read current due to indicates the resistance change occurring in the bulk region of the device as well. 
IV. RESULTS AND DISCUSSION
As discussed earlier, the phenomenon of resistance change in the PCMO RRAM is due to the migration of oxygen ions towards (and away from) the oxidizable electrode. This forms an oxide layer on the metal electrode and an oxygen-deficient region in the PCMO film. As shown on Fig. 7 , in the first read, the device as fabricated in the LRS region. This shows the very less oxygen vacancies in the PCMO film. Then after RESET, the read resistance is increased. After RESET, the oxygen ions moves towards the oxidizable electrode leaving oxygen vacancies behind. The increase in oxygen vacancies is the increase in the trap density and hence the increase in resistance. On SET, the oxygen ions move back into bulk and fill up the oxygen vacancies. This in turn is the reduction of trap density and hence the reduction in the resistance. It is observed that the resistance after SET does not go to the initial resistance of the device. This may be due to the oxygen ions staying trapped at the W/PCMO interface or the current is limited by series resistance (parasitic) and compliance (instrument limitation) and hence no further filling up of oxygen vacancies to come back to the as fabricated resistance state.
To further observe the changes in resistance, the state of the device is changed gradually and resistance is read for both interface + bulk (typical memory) and only interface region (by third terminal). The gradual RESET is obtained by the application of limiting the ^_I_L whereas the gradual SET is obtained by limiting the current compliance ( Fig. 8 ).
After every , the current is read between both of the schemes i.e. between T1 and T2 to read the resistance change due to interface + bulk region and between T3 and T2 to read the resistance change only due to bulk region. It can be observed that the gradual resistance increase is occurring in both the cases for the increase in (Fig.  6 ). The corresponding change in the device is shown by the increase in the shaded region (blue) indicating the increase in oxygen vacancies due to migration of oxygen ions from bulk region towards interface. Similar to RESET, the reverse trend i.e. decrease in resistance is observed in the gradual SET. The gradual SET was obtained by limiting the current compliance. The corresponding change in the device is shown by the decrease in the shaded region (blue) indicating the increase in oxygen vacancies due to migration of oxygen ions from interface region towards bulk region. It can be seen that the resistance change in the interface + bulk region is high (10x) as compared to the change in only bulk region (~1.5x). The large and small change in resistance are due to the large number of oxygen vacancies (trap density) near the interface and small number of trap density in the bulk region. The large number trap density region in the PCMO film defines the maximum barrier for the SCLC conduction. Here, the trap density is high near the interface and hence large resistance change is observed in the interface + bulk read. However, the bulk read does not have the high trap density region, hence a small resistance change in observed in the bulk region. Note that the SCLC conduction is limited by maximum barrier given by position of high trap density in the film but does not depend on the uniformity of trap density across film.
V. CONCLUSION
Here, a novel three terminal RRAM (3T-RRAM) is proposed and successfully demonstrated in which a thin 3 rd terminal (~20nm) surrounds the middle of a typical 2 terminal RRAM device and is isolated from both of the RRAM electrodes. From this structure, we successfully isolate the interface and bulk conduction paths and show that not only the interface but the oxygen-deficient bulk region is also responsible for the resistive switching in the PCMO RRAM. Such an understanding of the device is crucial to design and develop the devices for memory as well as neuromorphic computing applications.
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